With advances in VLSI technology, microprocessor designers can provide more. microarchitedural parallelism to increase performance. We have identified four major forms of such parallelism: multiple microoperations issued per cycle, multiple result distribution buses, multiple execution units, and pipelined execution units. The experiments reported in this paper address two important issues: the effects of these forms and the appropriate balance among them. A central microarchitecture is identified as the comparison basis. We separately vary each form of the microarchitectural parallelism in the central to measure their individual effects on performance. In addition, we vary two forms of the microarchitectural parallelism in the centraf to derive an appropriate balance between them. To make fair comparisons, our compiler generates different code sequences optimized for different microarchitectural configurations. For each given set of technology constraints. these experiments can be. used to derive a cost-effective microarchitecture to execute each given set of workload programs at high speed.
Introduction
The demand for high speed microprocessors continues to increase. Applications include high performance workstations, application specific processors. and implementations of mini-and mainframe computers. The design constraints of these microprocessors are. however, different enough from those of the conventional technologies to force the researchers to pursue new design approaches to achieve high perfomance. One of the most promising approaches to designing high speed microprocessors is to use a sophisticated compiler to exploit the parallelism both in the programs and in the microarchitecture. 'Ihe compiler and the p a d e l microarchitecture work closely together to achieve high performance without incurring excessive hardware cost.
On the microarchitecture side, concurrency can be provided in the form of parallel data paths and pipelmhe. These two forms together support fetching, issuing, executing, and distributing results for multiple microoperations per cycle. 'Ihe experiments repofled in On the compiler side, source level transformations are first performed to increase the program parallelism visible to the code generator. Register allocation cooperates with the code scheduling to enhance the effectiveness of the latter [l] . By working closely with code scheduling. register allocation can use just enough registers to support the desired parallel execution.
In this paper, we report several experiments on using a versatile optimizing compiler to evaluate the benefit of four forms of microarchitectural parallelism: multiple microoperations issued per cycle, multiple result distribution buses, multiple execution units, and pipelined execution units. We use the first 14 of the Livermore loops [2] and 10 of the linpadt subroutines [3] as our preliminary benchmarks. The compiler generates optimized code for different microarchitecture configurations. We show how the compiler can help to derive a balanced design for high performance. Ultimately, we would like to autaatically generate a well balanced microarchitecture given a set of workloads written in C and a set of technology constraints. This paper is organized into four sections. Section 2 gives some background regarding our research. Section 3 reports and analyzes our experimental results. Section 4 offers some concluding remarks.
Background
In this section, we provide some background information regarding the optimization code generation techniques, the parallel microarchitectures, the benchmarks, and some previous works.
The Optimization and Code Generation Techniques
Several source level transformation techniques, including loop unrolling, loop folding, and code migration are applied to the benchmarks before code generation. Loop unrolling generates a loop header, for an inner loop. to ensure that the number of remaining iterations is a multiple of N (N>1), and then generates a N-unrolled version of the loop. The resultant loop body forms a large basic block. Code migration moves the bottom portions of long data dependency links to the destination basic blocks provided that the migrated portions do not affect the branch direction. Loop folding is a special case of code migration for inner loops. Code duplication and variable renaming are used to support code migration 11.41.
The code generator receives an intermediate form which consists of directed control graphs: the nodes are basic blocks and the arcs represent control transfers. Each basic block contains a list of three address codes which operate on the variables and structures defined in the source high level language (C in this case). The three address codes are translated into the microoperations which operate on the general purpose registers and memory locations. The microoperations are scheduled into program slots according to the data dependencies and the resource. conflicts. The code generator works on one procedure at a time*. The functionality of the code generator is performed in seven steps: sorting basic blocks, selecting register variables, mapping variables into virtual registers, analyzing register lifetime, preliminary code reordering. mapping virtual registers into physical registers, and code scheduling [1, 4, 5, 6] . We briefly describe these seven steps as follows.
step 1: step 2 step 3:
Step 4:
Sorting basic blocks. We sort the basic blocks according to their estimated execution frequencies. At present, our code generator examines the loop stxucture to estimate the execution frequency of each basic block. We are implementing an interface to a profile program so that the programmer can optionally use the profiling results to increase the accuracy of the estimation.
Selecting register variables. We select the register variables according to their estimated dynamic access frequencies. At present, the register variables will stay in the register through the lifetime of the procedure. The dynamic access frequencies of variables are estimated by examining their access frequencies in each basic block and the estimated execution frequency of each basic block.
Mapping variables into virtual registers. We map the variables into the infinitely many virtual registers. If a static variable or a parameter is selected as a register variable, we add loud and sfore microoperations to the procedure entrance.
and/or exit to transfer the variable between the corresponding memory location and the corresponding virtual register. If a variable is not selected as a register variable, we add load and store microoperations within basic blocks to transfer variables between the corresponding memory location and the corresponding virtual register.
For each basic block. we determine the in. out. use. and dejhe sets of virtual registers [l] . The in set consists of the virtual registers whose contents are valid when control is transferred into the basic block. The oul set consists of the virtual registers whose contents are valid when control is transferred out of the basic block. The use set consists of the virtual registers used before they are defined the basic block. The define set consists of the vritual registers serving as destination operands in the basic block. mese sets together give us the register lifetime and flow information among basic blocks.
Steps 5 through 7 are performed to one basic block at a time, from the basic block with the highest expected execution frequency to the one with the lowest. With this ordering, we can force. the delay and spitling into less important basic blocks without facing the convergence problem. Code migration is only done from more important basic blocks to less important ones.
Step 5: Preliminary code reordering. Within each basic block. we reorder the three address d e s according to the data dependencies. Mapping virtual registers to physical registers can introduce extra dependencies by recycling physical registers and inserting spill codes (see below). Without preliminary code reordering, the extra dependencies may prevent the proper code movement in the final scheduling. We characterize the effectiveness of this step in section 3.1.
We map the infinite virtual registers into the finite physical registers using the global and local register lifetime information. Physical registers are recycled, introducing extra register dependencies. Spill codes may be inserted. introducing extra memory and register dependencies.
We schedule the microoperations into the microinstructions of the target machine according to 1) the resource constraints and 2) the data dependencies, both from inside the basic block and from the more important basic blocks.
Step 6:
Step 7:
I-cache 
The Parallel Microarchitectures
The microarchitectures we are designing provide prallelism through pipelining and parallel data paths [7, 8. 91 . There is no hardware interlocking or hardware data dependency resolution mechanism. The code scheduling phase of the code generator must handle all the data dependencies and resource conflicts. An example of this class of microarchitectures is the MIPS microprocessor [lo] . We would like to determine a cost effective approach to improve performance by adding more parallelism into the microarchitecture.
The microarchitecture design parameters we have examined are
(1) the number of microoperations issued per cycle, (2) the number of result distribution buses, (3) the execution unit pipelme structure, and (4) the number of execution units. Arbitrarily varying the design parameters creates too many design points in this 4dimensional design space. Therefore. we first identify a central microarchitecture which can be efficiently implemented with the state-of-the-art fabrication technology; then we explore the neighborhood of the central by slightly varying the design parameters.
The central microarchitecture (see Figure 1) 
The Benchmarks
We have the first 14 of the Livemore b p s and 10 of the linpack subroutines in our initial benchmark set. lhese benchmarks exhibit a wide range of data dependency pattems and resource usages. For example, loops 5 and 6 are sequential; whereas loops 2 and 7 are parallel. As another example, loop 4 has a low ratio of floating-point arithmetic operations to memory accesses; whereas loop 7 has a high ratio of floating-point arithmetic operations to memory accesses.
The benchmark performance of the central microarchitecture serves as the comparison basis for the other benchmark results presented in this paper. We use the executable codes generated for the central to estimate the performance. Table 2 shows the benchmark performance of the central microarchitecture with a 4011s cycle time.
Even though the peak performance of the machine is As for the MFLOPS measure, the difference between the peak and the average performance is due to two major factors. First, the extra processing (address calculation, memory access, loop control.
etc.) which prevents the machine from executing one floating point arithmetic microoperation per cycle. For example, address calculations in Livermore loop 10 dominate the wmputation. Although the MFLOP count is low, the central microarchitecture executes Livermore loop 10 at almost peak performance. Second, the data dependencies prevent the compiler from issuing one floating point arithmetic microoperation per cycle. For example, Livermore loops 5 and 6 are sequential due to the data Row dependencies between array elements. In this case, the compiler simply can not make good use of the parallelism in the microarchitecture. As for the MIPS measure, the difference between the peak and the average performance is mainly due to data dependencies.
Previous Works
The VLIW (very long instruction word) projects have conducted experiments using a compiler to exploit a highly parallel microarchitecture [ll, 12. 131 
Experiments and Analysis
We have conducted experiments on our compiler's effectiveness at utilizing additional features in the microarchitecture. In panicular, we estimate the changes to the benchmark performance when we modify the central microarchitecture. The main features we change are the microoperation issue bandwidth, the result distribution bandwidth, the pipeline structure of the execution units. and the number of data cache ports.
Due to the large number of possible combinations. we can n d report experiments on all possible changes to the cmfrul microarchitecture. Most of the results reported here are derived by changing one of the features while keeping the others fixed. To illustrate the importance of balancing these features, we also report the joint effect of changing both the number of microoperations issued at each cycle and the pipeline structure of the memory access and floating & n t arithmetic units. Table 3 . Relative benchmark performance without code reordering.
Preliminary Code Reordering
Before we report the effects of modifying the microarchitecture features, we would like to demonstrate the importance of performing preliminary code reordering. We have studied the effect of preliminary code reordering on the benchmark performance of the central microarchitecture. Table 3 shows the relative benchmark performance without preliminary code. scheduling as canpared to that with preliminary code reordering. Withwt preliminary code reordering, the benchmarks execute at 72% of the achieved speed. That is. by introducing preliminary code reordering, the central microarchitecture can potentially execute the benchmarks 39% faster.
Two major factors contribute to the performance difference.
First, register recycling (visible for all the benchmarks) and spilling (visible for Livermore loops 8 and 13) introduce extra register and/or memory dependencies when we map the virtual registers to the physical registers. The extra dependencies can prevent the final code scheduler from effectively moving code around. Preliminary code reordering reduces the desired distance of code movement during final code scheduling and therefore, reduces the impact of the extra dependencies. Second, preliminary code reordering reduces the lifetime of temporaries. After preliminary code reordering, the temporary values are produced as late as possible and consumed as early as possible. The probability of register spilling is reduced.
If a benchmark uses only a small number of variables and temporaries, one could employ a less aggressive register recycling policy so that fewer extra dependencies will be introduced. We decided not to implement this optimization for two reasons. First, without multiple register sets* [16] . using fewer registers implies saving and restoring fewer registers before and after invoking the code. This can be a significant performance factor for large programs when global (and interprocedural) register allocation is implemented.
Second, most of the benchmarks do use many variables and temporaries after we unroll and fold the loops. For example, Livermore loop one uses 48 floating point variables and temporaries after we unroll and fold the inner loop. although the original version uses only 11. From the wide variety of the small benchmarks we have examined, parallelized programs require significantly more temporaries than the sequential version$. Since we expect the problem to be even worse for large programs, we decided to implement a tight register allocation policy to avoid unnecessary register spilling.
Therefore, register recycling and spilling can introduce extra register and/or memory dependencies even for benchmarks which are small in their sequential form. Without preliminary code reordering. these extra dependencies decrease the chance of moving critical microoperations to their desired positions. Preliminary code reordering reorders the code according to the original data dependencies bcfore introducing the extra dependencies. The critical microoperations have already moved close to the desired positions and they tend to stay in their neighborhood during final scheduling. Therefore, it is unlikely that the extra dependencies prohibit the desired movement of these critical microoperations.
With preliminary code reordering, the compiler can exploit almost all the useful parallelism with a reasonable number of floating point registers provided by the microarchitecture (32 in our case). From the experiments we have conducted so far, preliminary code reordering has performed effectively to achieve a good compromise between two conflicting goals: exploiting parallelism and minimizing register spilling.
Two Extreme Design Points.
The baric column in Table 4 shows the relative benchmark performance (normalized to that of the central) of the basic microarchitecture which differs from the central in two ways: (1) only one microoperation can be issues at each cycle, and (2) the floating point ariihmetic units are not pipelined. The benchmark performance of the baric microarchitecture is about 59% of that of the central. A useful interpretation is that the benchmark performance increases by 70% from the baric microarchitecture to the centml. Note that if we did not use preliminary code reordering (see Table 3 only a small portion of the speedup.
The muximul column in Table 4 shows the relative performance of a microarchitecture without resource limitations. Such a microarchitecture performs strictly inversely proportional to the depth of the data dependency graph. The " 0 1 microarchitecture performs about 32% better than the cenfrul t.
The Microoperation Issue Bandwidth
All the microarchitectures in this study have one pipelined data cache access port and one pipelined floating-point arithmetic unit. The only variation is in the number of integer ALU microoperations which can be issued per cycle. We do not vary the number of floating point arithmetic units and the number of memory ports; we explore only one dimension of the design space.
The one column in Table 5 shows the relative performance of a microarchitecture in which one microoperation is issued per cycle and there is only one integer ALU. The one microarchitecture can be derived from the basic microarchitecture by linearly pipelining the cache access and the floating point arithmetic units. Notice that using the basic microarchitecture as the comparison basis, piplining increases the performance by 17%. When we allow two microoperations to be issued in each microinstruction as well as pipeline the execution units (the central microarchitecture), the performance incmsed by 70% (from 59% to 100%). For the benchmarks shown in this paper, pipelining the execution units without increasing the microoperation issuing bandwidth is not a cost-effective approach to improve performance.
The three mlumn in Table 5 shows the relative performance of a microarchitectun allowing three microoperations in each microinstruction. The three microarchitecture can be derived from the cenfrul by adding one integer ALU field to each microinstruction. We keep the number of floating point arithmetic or memory access microoperations unchanged so that we only make changes in one of the four dimensions at a time. For example, the machine can issue one floating point arithmetic, one memory access, and one integer ALU microoperation every cycle.
,The benchmark performance o f the three microarchitecture is about 12% higher than the central microarchitecture. By examining the schedule for individual benchmarks, we have found two major factors which limit the performance improvement First, memory access and floating point arithmetic units become the bottleneck. Second, the optimization techniques. implemented in the code generator have difficulty in finding parallel microoperations to be scheduled into the extra ALU field.
To support a large number of microoperations in each microinstruction, enough register access ports must be available for the microoperations to fetch their input operands and to store their execution results. A large number of register access pons will either require more chip area and access time (due to increased word-linesbit-lines or multiple copies) or increase the number of clock phases (due to sequencing the accesses). Therefore, the increased number of microoperations in each microinstmaion must be justified by a significant decrease in the schedule's length.
Using the present code generator, it is difficult to justify an increase from two to three microoperations in each microinstruction.
Even with better code generators, we need to increase the number of memory access ports and floating point arithmetic units to make good use of the increased microoperation issue bandwidth. 
The Result Distribution Bandwidth
The single column in Table 6 shows the relative performance By adding one bus to both the CPU and the FPU chip, we improve the benchmark performance by 33% (fran 75% to 100%).
The unlimifcd column in Table 6 shows the relative performance of a microarchitecture obtained by giving the centrul unlimited result distribution bandwidth. The benchmark performance showed almost no improvement Note, however, that if we added more memory ports, floating point arithmetic units, and higher microopera-tion issue bandwidth, the increased result distribution bandwidth would increase performance more significantly. For the execution resources in the central microarchitecture, providing two result distribution buses each chip seems to be a balanced design. Table 7 . The relative performance for various function unit pipeline structures.
The Function Unit Plpeline Structure
The (3.3) column in Table 7 shows the relative benchmark performance of a microarchitecture in which the floating point addition and the floating point multiplication both take 3 cycles. Otherwise, the (33) microarchitecture is the same as the central. The benchmarks which benefit the most from the reduced pipeline latency are the more sequential ones. Because the parallel benchmarks have enough independent microoperations to hide the pipeline latency, they are much less sensitive to the change of that latency.
A floating point adder with a pipeline latency of 4 cycles and a multiplier with a pipeline latency of 6 cycles require reasonable area on the FPU chip. With a potential 17% performance improvement, we are investigating the feasibility of implementing floating point adders and multipliers with a latency of 3 cycles. In addition, with identical latency, the adder and the multiplier can share the same result bus without conflict resolution logic. This simplifies the design of one of the result bus on the FPU chip. The design of the other FPU result bus, dedicated to the memory access port, is simple to begin with.
The neither column in Table 7 shows the relative performance of a microarchitecture derived from the central microarchitecture by removing pipelining from both the floating-point arithmetic unit and the cache access port. All the speedup achieved by the neither microarchitecture over the busk microarchitecture is due to the increased microoperation issue rate. A possible way to interpret the result is that pipelining contributes to 30% of the benchmark performance in the central microarchitecture.
The n-cache column in Table 7 shows the relative performance of a microarchitecture derived from the central by removing pipelining from the cache access port. The n-float column in Table 7 shows the relative performance of a microarchitecture derived from the cenrral by removing pipelining from the floating-point arithmetic unit. Note that for the benchmarks presented here, pipelining the floating point arithmetic unit is significantly more important than pipelining the data cache access.
The Number of Data Cache Access Ports
We have investigated the impact of adding one more data cache port to the central microarchitecture. The average benchmark performance increased by only 1%. By examining the schedules in more detail, we found that data memory bandwidth is not the limiting factor of performance of the central microarchitecture. A dedicated memory port provides a good balance between the execution bandwidth and the data memory bandwidth. We will have to increase the program parallelism visible to the compiler and increase the microoperation issuing bandwidth before we can observe significant benefit due to the additional data cache port. 
Pipelining and Microoperation Issue Bandwidth
Many interesting experiments a n be conducted to identify the balanced design points for different performance goals. There are. however, exponentially many experiments to cover all possible design points. Due to limited space, we show only one of these experiments which illustrate the joint effect of varying more than one design parameters at the same time. This experiment illustrates how the execution unit pipelining and microoperation issuing bandwidth should be balanced to increase the benchmark performance.
Each column in Table 8 is marked by a number (1.2, or 3) and  a flag (T or F) . The number specifies the number of microoperations issued per cycle. The flag specifies whether the arithmetic units are pipelined. The other design features are the same as the cenfral. We can identify the following correspondence:
(1) The numbers shown in Table 8 stmgly suggest that execution unit pipelining and microoperation issue bandwidth must be improved together to effectively improve benchmark performance. Improving the the microopration issue bandwidth from one to three microoperations per cycle alone enhanced the benchmark performance by only 20%. Pipelining the execution units alone enhances the benchmark performance by only 17%. When we improve both, from basic (IF) to central (2,T), we improve the benchmark performance by 70%.
Concluding Remarks
By generating optimized microcode for a class of parallel microarchitectures, we have been able to evaluate the effect of each additional degree of parallelism in the microarchitecture. ?he class of microarchitectures are so simple and regular that we can concentrate on the parallelism aspect. Experiments have been performed on the impact of microinstruction issue bandwidth, the execution unit pipeline structure, the data cache access bandwidth, and the execution result distribution bandwidth. The joint effect of the microinstruction issue bandwidth and the execution unit pipeline structure has been used to illustrate how these design parameters should be balanced to achieve high performance.
We are designing and implementing a parallel mimarchitecture consisting of a CPU chip, a FPU chip, a chip containing the data store of the cache, and a bus interface chip. It is closely modeled by the central microarchitecture, although the floating point arithmetic pipeline latency is still an issue. At this early design stage, the versatile compiler has been a very effective tool for evaluating design decisions.
Ultimately, we would like to automatically generate a well balanced microarchitecture given a set of workloads written in C and a set of technological constraints. Variations of this approach has received increasing attention. For example, the Architect's Workbench project at the Stanford University has been integrating a versatile optimizing compiler with instruction set level simulation tools to evaluate design decisions at the instruction set level.
The performance numbers reported from the Bulldog compiler project [12] suggest that unrolling the loop eight to sixteen times (rather than two times in our case) followed by applying the trace scheduling technique can potentially extract a much higher degree of parallelism than reponed in this paper. We are conducting experiments to evaluate the Bulldog approach considering the effects of code explosion (reduced instruction bufferkache performance), register usage explosion (register spilling and/or data movement between register banks), and cycle time penalty (multiboard implementation due to technology constrains).
We are collecting, compiling, and analyzing a large number of benchmarks such as the system d e , CAD tools, the UhTX mathematical libraries, the statistical packages, and the signal processing packages. Numerous experiments must be performed before strong statements can be made rcgarding the code generator's ability to exploit parallel microarchitectures. We are also conducting more experiments on the joint effect of more design parameters.
With the advancing fabrication technology, microarchitectures supporting a high degree of parallelism have become a cost effective way to achieve high performance. More experiments will have to be performed before we can address all the issues regarding the integration of the compiler with the microarchitecture to achieve well balanced high performance designs. The results we have r e p o d in this paper show that such an integration can be effectively done and can eventually contribute to the automatic generation of application specific high speed processors.
